Accessing the Global Timer from the FPGA (Cyclone V SoC)?

Is it possible for the FPGA logic side to access the Global Timer? Does it involve a memory-access via the FPGA–to–HPS bridge perhaps? I am interested in capturing the value to resolve event timing...