MFeng5New Contributor6 years ago客户自制的板卡,在启动Linux过程中,停止在Starting Kernel..... U-Boot SPL 2013.01.01 (Jan 04 2015 - 15:47:14) BOARD : Altera SOCFPGA Cyclone V Board CLOCK: EOSC1 clock 25000 KHz CLOCK: EOSC2 clock 25000 KHz CLOCK: F2S_SDR_REF clock 0 KHz CLOCK: F2S_PER_REF ...Show More
AnilErinch_A_IntelFrequent Contributor6 years agosorry for the late reply, hope you are staying safe. RegardsAnil
Recent DiscussionsUnstable fpga programming using HPS(Agilex3)Stratix 10 HPS LED exampleHPS ip configuration in platform designer for uart0 enabling in arria 10 socS10 hps fpga2sdram bridge low speedSoC EDS, compile uboot for Arria 10 SoC