MFeng5New Contributor6 years ago客户自制的板卡,在启动Linux过程中,停止在Starting Kernel..... U-Boot SPL 2013.01.01 (Jan 04 2015 - 15:47:14) BOARD : Altera SOCFPGA Cyclone V Board CLOCK: EOSC1 clock 25000 KHz CLOCK: EOSC2 clock 25000 KHz CLOCK: F2S_SDR_REF clock 0 KHz CLOCK: F2S_PER_REF ...Show More
AnilErinch_A_IntelFrequent Contributor6 years agosorry for the late reply, hope you are staying safe. RegardsAnil
Recent DiscussionsUnique ID registers in Cyclone VAudio interface with Agilex 5 A5ED065BB32AI4SOperating system kernel-level FPGA bridge communicationRouting PL DDR to PSValidating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel