Forum Discussion
Wrong syntax highlighting in editor when using "define" in Verilog
- 3 years ago
Thank you for the feedback provided on this issue.
The engineering team has aware of this issue and they will plan to fix this. (usually will takes some time e.g. a couple of months before it got fix in the next Quartus release.)
Since this issue will be planned to be fixed, do you need further help in this case?
Regards,
Richard Tan
Thank you for the feedback provided on this issue.
The engineering team has aware of this issue and they will plan to fix this. (usually will takes some time e.g. a couple of months before it got fix in the next Quartus release.)
Since this issue will be planned to be fixed, do you need further help in this case?
Regards,
Richard Tan
- JoeLUH3 years ago
New Contributor
Thank you. In the meantime, I will get along with one of the older versions.
Best regards, Joe