Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Will Quartus ever support Verilog hierarchical parameter referencing?

Hello, module p { parameter x = some expresssion; ... } p p_inst(); localparam x = p.x; This would be really useful i.e. read as essential for what I am trying to do. A...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

--- Quote Start ---

Quartus does support it - but the syntax is different 

p# ({new_value}) p_inst();

Where {new_value} is the overriding value for that instance.

Also see http://www.asic-world.com/verilog/para_modules1.html

Cheers,

Alex

--- Quote End ---

Hi, sorry for misunderstanding but I do not want to set a parameter, I want to refer to it i.e. read it.