Why the task cannot be synthesisd?

This is a Verilog language rule that has nothing to do with synthesis.

Tasks and functions may only contain variable declarations and procedural statements. always and initial are not procedural statements, they are process declarations.

You could replace the always inside your task with the procedural looping statement forever for simulation, but most synthesis tools do not allow unbounded procedural loops.