ARach7New Contributor6 years agowhy qsys use type "logic" for inout? inouts are nets by definition, not variable. Qsys file “avalon_i2c_master.sv” had this illegal code (inout is a net, it cannot be typed as a variable) inout logic sda_inout; Such code yields this error: Err...Show More
MEIYAN_L_IntelFrequent Contributor6 years agoHi, May i have a simple test case that can reproduce the error? So that i can duplicate the error. Thanks.
Recent DiscussionsQuesta Sim on Windows - linking to external LIBSolvedFree Licence for Max+PlusIIQuartus crashes on long carry chain in Agilex 5 FPGAsMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus did not start