Altera_Forum
Honored Contributor
Honored ContributorWhy is there one cycle delay for a simple counter?
The code is as the following: ===================== `timescale 1ns/1ps module counter(clk, rst_n, cnt); input clk; input rst_n; output[3:0] cnt; reg[3:0] cnt; always @(po...
