Why does Intel Quartus Prime not permit VHDL external names in synthesizable code?

VHDL external names are where we use the << and >> symbols to declare an alias to a signal in another level of hierarchy in the design. They are often used in testbench code. It seems that this feat...