Why do all four versions of this verilog code have the save timing-simulation waveforms?

Hi,

As mentioned in above comments, delay cannot be synthesized, that's why you see the same waveforms.

However, you can use this in testbenches.

Regards,

Nurina