Altera_ForumHonored Contributor11 years agoWhy am I getting a syntax error in my case structure? I am building an ALU control unit in VHDL and I have been getting these errors when compiling. Error (10500): VHDL syntax error at alu_control.vhd(43) near text "when"; expecting "end", or "("...Show More
Recent DiscussionsDo we need to manually Pin map HBM m2u Interface portsSolvedCYCLONE IVE ODDR delay mismatchSolvedIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?Questa 2 licenses?Agilex 7 boot from config flash over JTAG