Forum Discussion
Altera_Forum
Honored Contributor
13 years agoI will probably choose to go with the standard cell ASIC design. In that case I will need to use all VHDL code and then use some sort of software to convert it into an ASIC friendly design. Is that correct?