When I try to constrain the path between two FPGA pins with a skew of 2ns between max and min delay values.It time closes if i run Time quest analyser for some values.But when I run full compilation it fails with a different delay value

Question

I am trying to constrain the max delay and min delay between an input pin and an outpin in FPGA so that under PVT conditions skew between max and min delay values be between 2-3 ns.

mfro · Answer

I guess you should try and rephase your question.At least I am unable to understand what you are asking.

andyn · Answer

What are the specific constraints that you are using? Can you share them here?

sk_va · Answer

set_max_delay -from [get_ports {input_pin}] -to [get_ports {output_pin}] 9.6set_min_delay -from [get_ports {input_pin}] -to [get_ports {output_pin}] 3.2this is the constraint I am using

sstrell · Answer

Is there just combinatorial logic between the pins or are you trying do this across registers?

Forum Discussion

When I try to constrain the path between two FPGA pins with a skew of 2ns between max and min delay values.It time closes if i run Time quest analyser for some values.But when I run full compilation it fails with a different delay value

4 Replies

Recent Discussions

Duplicate_hierarchy_depth / duplicate_register

Unable to download Quartus

how to reduce clock skew between synchronous clock

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Timing analysis - long combinational path