Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

What is the way to lead the OpenCL SDK compiler to reduce kernel logic utilization ?

Hello friends, I am working on implementing a video processing design on an FPGA using OpenCL . When generating reports for my design,I get 40% of logic utilization and 23 Mworkitems/s as throu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Thanks BadOmen, I understand the methodology you suggested .I will re-write my kernels in this way very soon, and let you know how performance is impacted.

Cheers