Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

What is the way to lead the OpenCL SDK compiler to reduce kernel logic utilization ?

Hello friends, I am working on implementing a video processing design on an FPGA using OpenCL . When generating reports for my design,I get 40% of logic utilization and 23 Mworkitems/s as throu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

From the wording in the programming/optimization guide, it looks like --util 30 will only work when used with the -O3 flag. Please try it and see if that works.

--- Quote End ---

Hi sean.settle,

I tried to use this compile option (" -O3 --util" ) but it does give interesting results, as when I use a logic utilization threshold which is less than the logic utilization given in the aoc report, the --util flag never decrease the logic utilization ; do you have a way to explain that ?