Forum Discussion
1 Reply
- YuanLi_S_Intel
Regular Contributor
Hi Doug Kirven,
All the I/O are in tri-state mode during power up.
Regards,
YL
I am trying to learn FPGA protocols and in particular what happens during startup. I am learning about the Cyclone V by using the Deo Nano SoC. Between the time power is applied to the board and a file is loaded onto the FPGA, what are the states of the GPIO pins?
Hi Doug Kirven,
All the I/O are in tri-state mode during power up.
Regards,
YL