What is the motivation behind the creation of Data Pattern Generator/Checker Verification IP?

The Intel Quartus Prime Platform Designer contains some verification IP that contains the terms "Pattern Checker" and "Pattern Generator" in their name. These were added quite late into the IP suite provided with Quartus Prime.

The Quartus Prime already has had Avalon MM master/slave, Avalon ST source/sink BFM IPs for many years. What then is the motivation behind creation of these new pattern generator and checker verification IP? Can't the same task be performed using the existing BFMs anyway?

I am asking this question because the motivation behind creation of these verification IP and why one should need them is not clear.