What is the best way to count how many time i have stayed in a state?

Hello I am new to VHDL. I was wondering what is the best way to edit a Altera state machine vhdl generated file so as to count how many times the machine stayed on a state?