--- Quote Start ---
The problem I confront is it seems the development board only connects oscillator to one CLKIN pin. But now it reports the critical error when I want to use 3 plls in my chip.
--- Quote End ---
You should look at the warning message and then review the handbook for the FPGA. Look at the PLLs that Quartus is trying to use, and then confirm that the CLKIN pin available cannot be used by one or more of your PLLs. That way you understand the synthesis error. You may not be able to do anything about the error, but you will know to avoid this problem when designing your own hardware.
--- Quote Start ---
I think I should read the board manual carefully to see whether there are other clkin pins which connect to oscillator. Otherwise, it means this development board has big problem!
--- Quote End ---
The board is just a bunch of headers, you could always supply another clock source.
If the clock frequency is not that high, you could also drive a PLL output to a pin then jumper that pin over to another CLKIN input.
You can also cascade PLLs; use a PLL reference clock that is the output of another PLL on the FPGA. You may get warnings regarding jitter, but if you are just testing ideas, then that may not matter.
And finally, why do you need so many clocks?
Cheers,
Dave
Honored Contributor
