Altera_ForumHonored Contributor13 years agoWhat data types can be synthesis in VHDL I read VHDL tutorial but are confused in some data types. I found there are a lot of data types in VHDL, it is not easy to remember all of them. I think only some of them are commonly used, the...Show More
Altera_ForumHonored Contributor12 years agoThanks very much, both of you. I will post here if I have further questions.
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Agilex3 - unknown IDCODEjtagserver.exe causing BSOD together with ftdi driverSignal Tap - *** Fatal Error: Segment ViolationQuartus Eda_Writer keeps crashing