Forum Discussion

amildm's avatar
amildm
Icon for Contributor rankContributor
3 years ago
Solved

Warning# for the port width mismatch

Hi All, What Warning Number is used to report the port width mismatches? How to know what warning messages were suppressed during the compilation? Why the synthesizer does not issue...
sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
3 years ago

So you know you have mismatches, but you're not seeing the warnings? Maybe the mismatched logic was optimized away, but you'd still see a warning.

amildm's avatar
amildm
Icon for Contributor rankContributor
3 years ago

Exactly... I know there is a mismatch, but I don't see a warning.... How could it be so? Even a logic is optimized away, I still should see a warning...

In my specific case, I assigned the 32-bits port (output from ROM) to a single bit wire, but have not received any warning during the synthesis... How could it be so?

I'm suspecting that this warning is suppressed by mistake. How can I check this? Could be another reasons why Quartus do not alert about this mismatch?