Altera_Forum
Honored Contributor
18 years agovqm and parameters
hi all, I have a question regarding the organisation of modules. At the moment I program my Verilog and VHDL designs in a bunch of files and make a .vqm file at the to have a snapshot of a...