Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

vqm and parameters

hi all, I have a question regarding the organisation of modules. At the moment I program my Verilog and VHDL designs in a bunch of files and make a .vqm file at the to have a snapshot of a...