Viewing signal lines beside ports during simulation

Hello! I would like to be able to see during a functional simulation signals declared in an architecture. Up to now, I can only see the ports declared in the entity but not the signals declared...