Altera_ForumHonored Contributor12 years agoVhdl --- Quote Start --- --- Quote End --- which language is choose to design FFT processor either VHDL OR VERILOG
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerTiming analysis - long combinational pathAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGQuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer