Altera_ForumHonored Contributor13 years agoVHDL Syntax Questions - State Machine Hello everyone, working on a class assignment and am struggling with VHDL syntax. I am getting the following error: Error (10500): VHDL syntax error at SM_VHDL.VHD(79) near text "ELSE"; expecting...Show More
Altera_ForumHonored Contributor13 years agoHi, read http://www.alteraforum.com/forum/showthread.php?t=39511&p=162820#post162820 again
Recent Discussionsram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)