vhdl package not recognised

hi, basically i am trying to do post-synthesis testing on my vhdl code, i have already written a testbench and used it with modelsim (non altera version) to do functional testing. however now ...