VHDL inout port in gate-level simulation

Hi, I have a design with an bidirectional bus (defined as inout) at the very top level. In module: HWID : inout std_logic_vector(7 downto 0); . . HWID <= data_out ...