Forum Discussion
Altera_Forum
Honored Contributor
8 years agoVHDL help with code
Hi! Can anyone help me ih writing VHDL code for this diagra? I need simulation results too. Thanks ! :))
Altera_Forum
Honored Contributor
8 years agoA0-3 are all outputs, because they have out written next to them.
I highly suggest reading a VHDL tutorial.