VHDL equivalence

Hi, I wonder what is the equivalence of this Verilog statement? assign data = (cs && oe && ! we) ? data_out : 8'bz;