Altera_ForumHonored Contributor15 years agoVHDL code for 16 to 1 mux using Nand gates can neone just tell me how i can implemnet it using structural.. because i have 16 gates involved inthis.. and only structural modelling will make it easier.. but i have to declare a component...Show More
Recent Discussionsaltera scfifo ip with power-up initial valueAltera SSLC Licenseagilex7 ram back-annotationFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verification