GFros2New Contributor6 years agoVHDL Array of signed numbersCa I create an array of 9bit signed numbers in VHDL?
Recent DiscussionsInvalid license key (inconsistent authentication code)Regarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ Guide