Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Very slow clock signals and STA in TimeQuest

For some specific usage, I need some very slow clock signals. They are generated from FPGA for outside chip. For example, the FPGA clock is 40Mhz, so clock period is 25ns and I named this cloc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

You use the create_generated_clock command

create_generated_clock -name slow_clock -source sys_clock -divide_by 256 [get_registers slow_clock_register]