Verilog ROM code is not inferred as ROM block!!

I have written a verilog code for a ROM: module sync_rom (clock, address, data_out); input clock; input [3:0] address; output [31:0] data_out; reg [31:0] data_out;...