Verilog HDL CODE Help!

You have to define sel as a bit vector. Now it's a single bit.

sel;

Then the mux code should work.

It has been a nice idea to extend the conditional operator to multiple alternatives in your previous example. Unfortunately the Verilog standard doesn't know it.