Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

verilog 'default' value in quartus throws Err10818

Hi all, yesterday I got a problem while adapting an foreign project in verilog for my testboard. The code includes a lot of lines where a kind of default value has been defined and quartus alwa...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

hmm, bad - you're right.

Time to go for a walk - I seem to have tomatoes on my eyes.

No sry, I didn't try it yet, because it's not only aout, there are 7 registers in a really huge if-else-tree, that cannot be infered.

I'm just on my way to split it like you said - its a lot of work - but nobody told me that a wishbone-controller would be easy.

thanks :)