Verilog conditional compilation: `defines and `ifdefs

Your situation is slightly unclear, but it seems that you expect a pre-processor directive to be guarded by a conditional generate statement. Pre-processor directives are resolved during the parsing of the design file, whereas conditional generates are resolved during elaboration. You should use conditional generates completely in place of pre-processor directives, if possible.