Verilog code

hi everyone. Please suggest me what went wrong in my test bench code its getting simulated but the problem is with its waveform as I am new to verilog, I am not getting the problem. Thank you...