Verilog code for memory simulating but not giving output in quartusII

i simulated a verilog code for memory controller in modelsim and it is working fine.But when tested in quartusII 7.2 it simulates but it does not give the desired output as shown in modelsimPE 6.1c....