Altera_ForumHonored Contributor11 years agoverilog code for counter which counts in both positive and neg ede clock Hi, Anyone please help me write a counter module in verilog in which count should be incremented in both positive edge and negaive edge clock.... please help... Thank YouShow More
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG