Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

VCD file generation in Modelsim: Problem with internal signals

Does VCD file created in Modelsim capture the internal signal activities in the design hierarchy..? or does it capture the signal activities of only the I/O signals..?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Yes capture internal signals, make sure you have clock period right for PLL to lock