Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

vcd file creation in Quartus 10

Hi, I am trying to do power analysis for which i need vcd file as an input. For this I enabled " Generate Value Change Dump(VCD) Script" in settings (EDA Tool settings ->Simulation ) of Quartus...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Hi, I have the same problem where I have the following contents in the generated vcd file:

$date

Tue Dec 28 22:20:00 2010

$end

$version

ModelSim Version 6.6c

$end

$timescale

1ps

$end

I am using Verilog, and hence I do not have any 'Design instance name' as opposed to that of VHDL. Correct me if I'm wrong. Any idea here?