Altera_Forum
Honored Contributor
Honored ContributorVcd file : Variable or signal?
What is the difference between variable and signal in a VHDL file? Why the variable are not included within vcd file? Is it a problem in the Power Analyzer phase?:cry::p:cool:
