Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Vcd file : Variable or signal?

What is the difference between variable and signal in a VHDL file? Why the variable are not included within vcd file? Is it a problem in the Power Analyzer phase?:cry::p:cool:

No RepliesBe the first to reply