Using Verilog and VHDL

Hello! I would like to ask if it is possible to use in a project both Verilog and VHDL files. For example: SDRAM controller in Verilog and State Machine in VHDL. I'd really appreciate some help....