Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

using the LPM_ADD_SUB mega function

Hi, I developed a 4-bit SIGNED adder with a carry bit using the lpm_add_sub megafunction in VHDL in Quartus II 11.1. I'm using a DE1 board with a Cyclone II to verify the component. Here's the pro...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I think, the only difference between signed and unsigned add is the handling of the additional overflow output. The signed attribute of the MegaFunction is somewhat misleading.