Using Quartus to Subdivide the source clock in an EPM7128

Your device doesn't have a PLL. Note that I have seen plenty of designs create divided clocks from a PLL. It's not recommended, but do-able. They're not perfectly aligned, but that may be fine for what you're doing with them. (At low speeds like that, setup is not an issue, but hold times can be).