Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

using lpm_counter to divide a clock by any No

Greetings everyone, I want to divide a 50 MHz clock frequency by (2,3,4,5,6,7,8). I am using a Block Diagram Schematics. Can I do this by using a (Counter)?? I have tried using the (modulus) but I do...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

you would have a counter free running, and then use the counter to generate a clock enable:

for example - to divide a clock by 16 - eg in VHDL: 


signal counter : unsigned(3 downto 0);
signal clk_en : std_logic;
process(clk)
begin
  if rising_edge(clk) then
    counter <= counter + 1;
    if counter = 0 then
      clk_en <= '1';
    else 
      clk_en <= '0'
    end if;
    if clk_en = '1' then
      -- logic here is only switched on every 16 clocks
    end if;
  end if
end process;