IIvan3New Contributor7 years agoUsing interface in top-level module in Quartus 17.1 interface some_interface (input A, output B); endinterface module top_module (some_interface X) //assign X.A=1; assign X.B=1; endmodule I can not assign 1 to X.A because X.A is an input. Compi...Show More
Recent Discussionshow to reduce clock skew between synchronous clockDuplicate_hierarchy_depth / duplicate_registerQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?