Altera_ForumHonored Contributor9 years agoUsing `define constant for decoding address busses Hi, I am trying to make a list of addresses in my project to be use throughout all of my Verilog modules. I have created a "addr.vh" file to put the addresses in as follows: addr.vh ...Show More
Recent DiscussionsFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected reportSSLC Login Issue – "You need to enroll" loop after OTP verificationFree Licence for Max+PlusII