Forum Discussion

New Contributor

2 years ago

Using a project as a "black box" module for other project

There is a large Quartus II project, consisted of a multiple bdf, verilog, VHDL files. Is it possible to compile it into some single file (verilog or VHDL or some other), and then use it as a single ...

Nurina

Regular Contributor

2 years ago

Hello,

This should be possible. You may find these pages useful:

https://www.intel.com/content/www/us/en/docs/programmable/683796/18-1/creating-black-boxes-to-create-netlists.html

https://www.intel.com/content/www/us/en/docs/programmable/683796/18-1/creating-black-boxes-in-verilog-hdl-81234.html

And since you are using Quartus II you should be able to create VHDL/Verilog file from .bdf file.

Does this answer your question?

Regards,

Nurina

Forum Discussion

Using a project as a "black box" module for other project

Recent Discussions

Unable to find questa_fe license file

No access to the Self Service Licensing Center (SSLC)

recovery timing issue

Duplicate_hierarchy_depth / duplicate_register

Unable to download Quartus