use verilog module in vhdl and the test bench

I am trying to instantiating a verilog module in a vhdl design. There is no error shown after compile it but i can't get the corresponding result in the modelsim. Does anyone can help me to che...