Use Multicycle path for delayed wr enabled clk?

I have a design that uses a write signal enabled for one clock cycle, but delayed several clock cycles after the data that I'm writing is valid. So, lets say that the data is valid at the first risin...